Difference between revisions of "GSR linecard memory locations"
From NesevoWiki
Jump to navigationJump to search| Line 5: | Line 5: | ||
'''1 - Route memory DIMM1'''<br/> | '''1 - Route memory DIMM1'''<br/> | ||
'''2 - Route Memory DIMM0'''<br/> | '''2 - Route Memory DIMM0'''<br/> | ||
| − | '''3 - Packet memory | + | '''3 - Packet memory RX DIMM0'''<br/> |
| − | '''4 - Packet memory | + | '''4 - Packet memory RX DIMM1'''<br/> |
| − | '''5 - Packet memory | + | '''5 - Packet memory TX DIMM0'''<br/> |
| − | '''6 - Packet memory | + | '''6 - Packet memory TX DIMM1'''<br/> |
==Engine 2 LineCard memory locations== | ==Engine 2 LineCard memory locations== | ||
Revision as of 18:52, 11 March 2009
Engine 0 and Engine 1 LineCard memory locations
1 - Route memory DIMM1
2 - Route Memory DIMM0
3 - Packet memory RX DIMM0
4 - Packet memory RX DIMM1
5 - Packet memory TX DIMM0
6 - Packet memory TX DIMM1
Engine 2 LineCard memory locations
1 - Route memory DIMM1
2 - Route Memory DIMM0
3 - Packet memory TX DIMM0
4 - Packet memory TX DIMM1
5 - Packet memory RX DIMM1
6 - Packet memory RX DIMM0
7 - TLU DIMM (not user serviceable)
8 - PLU DIMM (not user serviceable)
